




Close to CPU pin AD26 within 0.5 inch




Close to CPU pin within 500mils.

CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
133	0	0	1
166	0	1	1

Length match within 25 mils
The trace width 18 mils space
7 mils




Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal.



YONAH


POWER, GROUND, RESERVED SIGNALS AND NC



FOX_PZ47823-2743-41_YONAH


YONAH

POWER, GROUND




FOX_PZ47823-2743-41_YONAH


www.laptop-schematics.com











Mid Frequency Decoupling




ESR \leq 1.5m ohm
Capacitor > 1980uF








SO-DIMM A
REVERSE
Top side















Strap Pin Table

CFG[3:17] have internal pull up
CFG[19:18] have internal pull down


CFG[2:0]	011 = 667MT/s FSB 001 = 553MT/s FSB
CFG5	0 = DMI x 2 1 = DMI x 4 *(Default)
CFG7	0 = Reserved 1 = Mobile Yonah CPU *(Default)
CFG9	0 = Lane Reversal Enable 1 = Normal Operation (Default)*
CFG6	0 = Reserved 1 = Calistoga *
PSB 4X CLK Enable	1 = Calistoga *
CFG[13:12]	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation *(Default)
CFG16	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled *(Default)
CFG10 CFG18	10 = 1.05V *(Default) 01 = 1.5V
CFG19	0 = Normal Operation *(Default) 1 = DMI Lane Reversal Enable (Default)
SDVO_CTRLDATA	0 = No SDVO Device Present *(Default) 1 = SDVO Device Present
CFG20 (PCI-E/SDVO select)	0 = Only PCIe or SDVO is operational. *(Default) 1 = PCIe/SDVO are operating simu.







20 PCI_AD[0..31]



U34B








Interrupt I/F


MISC




ICH7_BGA652-D






















```
If CDR0M is Slave
    then SD_CSEL= Floating
else SD_CSEL= Low
```





Placement Near Card Bus Controller






No CIS Symbol




Notice : 4.7u 6.3V capactor Thickness 1.25mm












M/B rev:0.1; 0.2; 0.3; 1.0
Voltage:0.0; 0.4; 0.8; 1.0

FOR Board ID


FOR LPC SIO DEBUG PORT

LC2A	KH3
KBSEL0#	SW_CONFIG1
KBSEL1#	SW_CONFIG2
FINGERPRINT#	SW_RSVM1
	SW_RSVM2








INT_KBD CONN.




TO M/B





1M Byte BIOS ROM




















Debug Tool





Felica Conn



[illegible]







+3.3VALWP/+5VALWP

